WARNING! Access to this system is limited to authorised users only.
Unauthorised users may be subject to prosecution.
Unauthorised access to this system is a criminal offence under Australian law (Federal Crimes Act 1914 Part VIA)
It is a criminal offence to:
(1) Obtain access to data without authority. -Penalty 2 years imprisonment.
(2) Damage, delete, alter or insert data without authority. -Penalty 10 years imprisonment.
User activity is monitored and recorded. Anyone using this system expressly consents to such monitoring and recording.

To protect your data, the CISO officer has suggested users to enable 2FA as soon as possible.
Currently 2.7% of users enabled 2FA.

codegen.rs 19.3 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
use ast::ptr::P;
use ast::ir::*;
use runtime::ValueLocation;

use compiler::machine_code::MachineCode;
use compiler::backend::{Reg, Mem};

pub trait CodeGenerator {
    fn start_code(&mut self, func_name: MuName, entry: MuName) -> ValueLocation;
    fn finish_code(&mut self, func_name: MuName) -> (Box<MachineCode + Sync + Send>, ValueLocation);

    // generate unnamed sequence of linear code (no branch)
    fn start_code_sequence(&mut self);
    fn finish_code_sequence(&mut self) -> Box<MachineCode + Sync + Send>;

    fn print_cur_code(&self);

    fn start_block(&mut self, block_name: MuName);
    fn start_exception_block(&mut self, block_name: MuName) -> ValueLocation;
    fn set_block_livein(&mut self, block_name: MuName, live_in: &Vec<P<Value>>);
    fn set_block_liveout(&mut self, block_name: MuName, live_out: &Vec<P<Value>>);
    fn end_block(&mut self, block_name: MuName);

    // add CFI info
    fn add_cfi_startproc(&mut self);
    fn add_cfi_endproc(&mut self);
    fn add_cfi_def_cfa_register(&mut self, reg: Reg);
    fn add_cfi_def_cfa_offset(&mut self, offset: i32);
    fn add_cfi_offset(&mut self, reg: Reg, offset: i32);

    //==================================================================================================

    // emit code to adjust frame
    fn emit_frame_grow(&mut self); // Emits a SUB
    fn emit_frame_shrink(&mut self); // Emits an ADD

    // stack minimpulation
    fn emit_push_pair(&mut self, src1: Reg, src2: Reg, stack: Reg); // Emits a STP
    fn emit_pop_pair(&mut self, dest1: Reg, dest2: Reg, stack: Reg); // Emits a LDP


    /* DON'T IMPLEMENT
        SIMD instructions (unless they operate soley on GPRS or Dn, and Sn registers)
    TODO: (maybye)
        Other floating point instructions (that also operate on vectors)
        (i've implemented all ones labeled as 'scalar')
    (Other than those, all aarch64 instructions are implemented bellow)
    (WAIT there are some strange loads and stores I may have missed)

    (note the memory addreses shouyld be for a 64-bit access)e
    PRFM (same adresesing moads as a normal load)
        PRFM (<prfop>|#<imm5>), [<Xn|SP>{, #<pimm>}]
        PRFM (<prfop>|#<imm5>), <label>
        PRFM (<prfop>|#<imm5>), [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
    PRFUM (<prfop>|#<imm5>), [<Xn|SP>{, #<simm>}]
        prfop is a string (or an imm5)
    PRFM    PRFM_imm

    (also look at load / store unscaled)
    CAS/b-h (ARMv8.1    (check if this will work on Wolf)
    CASP

    SWP/-b-h    (ARMv8.1 only)

    LDADD/-b-h      Add
    LDCLR/-b-h      Bit clear
    LDEOR/-b-h           Exclusive Or
    LDSET/-b-h      Set
    LDMAX-b-h   signed maximum
    LDMIN/b-h   sign minimum
    LDUMAX/-b-h unsigned maximum
    LDUMIN/-b-h unsigned minimum

    STADD/-b-h   Add
      STCLR/-b-h
      STEOR/-b-h
      STSET/-b-h
      STMAX/-b-h
      STMIN/-b-h
      STUMAX/-b-h
      STUMIN/-b-
    NOTE:
        with loads and stores the menmonic indicated may be given a suffix indicating the size and signenedness of the access
        also b_cond's menmononic is 'B.cond'
        all other instructions have the menmonic being the first word of the function name after emit_
            (subsequent words are used to disambiguate different overloads)
    */

    // loads
    fn emit_ldr(&mut self, dest: Reg, src: Mem, signed: bool);
    //LDTR <Xt>, [<Xn|SP>{, #<simm>}]
    fn emit_ldtr(&mut self, dest: Reg, src: Mem, signed: bool);
    //LDUR <Xt>, [<Xn|SP>{, #<simm>}]
    fn emit_ldur(&mut self, dest: Reg, src: Mem, signed: bool);
    //LDXR <Xt>, [<Xn|SP>{,#0}]
    fn emit_ldxr(&mut self, dest: Reg, src: Mem);
    //LDAXR <Xt>, [<Xn|SP>{,#0}]
    fn emit_ldaxr(&mut self, dest: Reg, src: Mem);
    //LDAR <Xt>, [<Xn|SP>{,#0}]
    fn emit_ldar(&mut self, dest: Reg, src: Mem);

    // Load pair
    //LDP <Xt1>, <Xt2>, [<Xn|SP>{, #simm7}]
    //LDXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
    //LDAXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
    //LDNP <Xt1>, <Xt2>, [<Xn|SP>{, #simm7}]
    fn emit_ldp(&mut self, dest1: Mem, dest2: Reg, src: Mem);
    fn emit_ldxp(&mut self, dest1: Mem, dest2: Reg, src: Mem);
    fn emit_ldaxp(&mut self, dest1: Mem, dest2: Reg, src: Mem);
    fn emit_ldnp(&mut self, dest1: Mem, dest2: Reg, src: Mem);


    // Stores

    // TODO: Modify STXP, STLXP, STXR and STLXR
    // WARNING: LDR and STR have a wider range of valid addresing modes than the other loads and stores (specifically atomics are base only)
    // Note: for consistency the destination argument is placed first
    // even though the output assembly code will have the src argument first
    fn emit_str(&mut self, dest: Mem, src: Reg);

    //STTR <Xt>, [<Xn|SP>{, #<simm>}]
    //STUR <Xt>, [<Xn|SP>{, #<simm>}]
    //STLR <Xt>, [<Xn|SP>{,#0}]
    //STXR Ws, Rt, [Xn|SP]
    //STLXR <Ws>, <Xt>, [<Xn|SP>{,#0}]
    fn emit_sttr(&mut self, dest: Mem, src: Reg);
    fn emit_stur(&mut self, dest: Mem, src: Reg);
    fn emit_stlr(&mut self, dest: Mem, src: Reg);
    fn emit_stxr(&mut self, dest: Mem, status: Reg, src: Reg);
    fn emit_stlxr(&mut self, dest: Mem, status: Reg, src: Reg);

    // Store Pairs
    // STP <Xt1>, <Xt2>, [<Xn|SP>{, #simm7}]
    // STXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
    // STLXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
    // STNP <Xt1>, <Xt2>, [<Xn|SP>{, #simm7}]
    fn emit_stp(&mut self, dest: Mem, src1: Reg, src2: Reg);
    fn emit_stxp(&mut self, dest: Mem, status: Reg, src1: Reg, src2: Reg);
    fn emit_stlxp(&mut self, dest: Mem, status: Reg, src1: Reg, src2: Reg);
    fn emit_stnp(&mut self, dest: Mem, src1: Reg, src2: Reg);

    // branching

    // calls
    fn emit_bl(&mut self, callsite: String, func: MuName, pe: Option<MuName>) -> ValueLocation;
    fn emit_blr(&mut self, callsite: String, func: Reg, pe: Option<MuName>) -> ValueLocation;

    // Branches
    fn emit_b(&mut self, dest_name: MuName);
    fn emit_b_cond(&mut self, cond: &str, dest_name: MuName);
    fn emit_br(&mut self, dest_address: Reg);
    fn emit_ret(&mut self, src: Reg);
    fn emit_cbnz(&mut self, src: Reg, dest_name: MuName);
    fn emit_cbz(&mut self, src: Reg, dest_name: MuName);
    fn emit_tbnz(&mut self, src1: Reg, src2: u8, dest_name: MuName);
    fn emit_tbz(&mut self, src1: Reg, src2: u8, dest_name: MuName);

    // Read and write flags
    fn emit_msr(&mut self, dest: &str, src: Reg);
    fn emit_mrs(&mut self, dest: Reg, src: &str);

    // Address calculation
    fn emit_adr(&mut self, dest: Reg, src: Reg);
    fn emit_adrp(&mut self, dest: Reg, src: Reg);

    // Unary ops
    fn emit_mov(&mut self, dest: Reg, src: Reg);
    fn emit_mvn(&mut self, dest: Reg, src: Reg);
    fn emit_neg(&mut self, dest: Reg, src: Reg);
    fn emit_negs(&mut self, dest: Reg, src: Reg);
    fn emit_ngc(&mut self, dest: Reg, src: Reg);
    fn emit_ngcs(&mut self, dest: Reg, src: Reg);
    fn emit_sxtb(&mut self, dest: Reg, src: Reg);
    fn emit_sxth(&mut self, dest: Reg, src: Reg);
    fn emit_sxtw(&mut self, dest: Reg, src: Reg);
    fn emit_uxtb(&mut self, dest: Reg, src: Reg);
    fn emit_cls(&mut self, dest: Reg, src: Reg);
    fn emit_clz(&mut self, dest: Reg, src: Reg);
    fn emit_uxth(&mut self, dest: Reg, src: Reg);
    fn emit_rbit(&mut self, dest: Reg, src: Reg);
    fn emit_rev(&mut self, dest: Reg, src: Reg);
    fn emit_rev16(&mut self, dest: Reg, src: Reg);
    fn emit_rev32(&mut self, dest: Reg/*64*/, src: Reg);
    fn emit_rev64(&mut self, dest: Reg/*64*/, src: Reg); // alias of REV
    fn emit_fabs(&mut self, dest: Reg, src: Reg);
    fn emit_fcvt(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtas(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtau(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtms(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtmu(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtns(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtnu(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtps(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtpu(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtzs(&mut self, dest: Reg, src: Reg);
    fn emit_fcvtzu(&mut self, dest: Reg, src: Reg);
    fn emit_fmov(&mut self, dest: Reg, src: Reg);
    fn emit_fneg(&mut self, dest: Reg, src: Reg);
    fn emit_frinta(&mut self, dest: Reg, src: Reg);
    fn emit_frinti(&mut self, dest: Reg, src: Reg);
    fn emit_frintm(&mut self, dest: Reg, src: Reg);
    fn emit_frintn(&mut self, dest: Reg, src: Reg);
    fn emit_frintp(&mut self, dest: Reg, src: Reg);
    fn emit_frintx(&mut self, dest: Reg, src: Reg);
    fn emit_frintz(&mut self, dest: Reg, src: Reg);
    fn emit_fsqrt(&mut self, dest: Reg, src: Reg);
    fn emit_scvtf(&mut self, dest: Reg, src: Reg);
    fn emit_ucvtf(&mut self, dest: Reg, src: Reg);

    // Unary operations with shift
    fn emit_mov_shift(&mut self, dest: Reg, src: Reg, shift: &str, ammount: u8);
    fn emit_mvn_shift(&mut self, dest: Reg, src: Reg, shift: &str, ammount: u8);
    fn emit_neg_shift(&mut self, dest: Reg, src: Reg, shift: &str, ammount: u8);
    fn emit_negs_shift(&mut self, dest: Reg, src: Reg, shift: &str, ammount: u8);

    // Unary operations with immediates
    fn emit_mov_imm(&mut self, dest: Reg, src: u64);
    fn emit_movz(&mut self, dest: Reg, src: u16, shift: u8);
    fn emit_movk(&mut self, dest: Reg, src: u16, shift: u8);
    fn emit_movn(&mut self, dest: Reg, src: u16, shift: u8);
    fn emit_movi(&mut self, dest: Reg, src: u64);
    fn emit_fmov_imm(&mut self, dest: Reg, src: f32);

    // Extended binary ops
    fn emit_add_ext(&mut self, dest: Reg, src1: Reg, src2: Reg, signed: bool, shift: u8);
    fn emit_adds_ext(&mut self, dest: Reg, src1: Reg, src2: Reg, signed: bool, shift: u8);
    fn emit_sub_ext(&mut self, dest: Reg, src1: Reg, src2: Reg, signed: bool, shift: u8);
    fn emit_subs_ext(&mut self, dest: Reg, src1: Reg, src2: Reg, signed: bool, shift: u8);

    // Multiplication
    fn emit_mul(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_mneg(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_smulh(&mut self, dest: Reg/*64*/, src1: Reg/*64*/, src2: Reg/*64*/);
    fn emit_umulh(&mut self, dest: Reg/*64*/, src1: Reg/*64*/, src2: Reg/*64*/);
    fn emit_smnegl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/);
    fn emit_smull(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/);
    fn emit_umnegl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/);
    fn emit_umull(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/);

    // Other binaries
    fn emit_adc(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_adcs(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_add(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_adds(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_sbc(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_sbcs(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_sub(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_subs(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_sdiv(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_udiv(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_asr(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_lsl(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_lsr(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_ror(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_bic(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_bics(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_and(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_ands(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_eon(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_eor(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_orn(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_orr(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fadd(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fdiv(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fmax(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fmaxnm(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fmin(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fminm(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fmul(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fnmul(&mut self, dest: Reg, src1: Reg, src2: Reg);
    fn emit_fsub(&mut self, dest: Reg, src1: Reg, src2: Reg);

    // Binary operations with shift
    fn emit_add_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_adds_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_sub_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_subs_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_bic_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_bics_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_and_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_ands_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_eon_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_eor_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_orn_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);
    fn emit_orr_shift(&mut self, dest: Reg, src1: Reg, src2: Reg, shift: &str, amount: u8);

    // binary ops with immediates
    fn emit_add_imm(&mut self, dest: Reg, src1: Reg, src2: u16, shift: bool);
    fn emit_adds_imm(&mut self, dest: Reg, src1: Reg, src2: u16, shift: bool);
    fn emit_sub_imm(&mut self, dest: Reg, src1: Reg, src2: u16, shift: bool);
    fn emit_subs_imm(&mut self, dest: Reg, src1: Reg, src2: u16, shift: bool);

    fn emit_and_imm(&mut self, dest: Reg, src1: Reg, src2: u64);
    fn emit_ands_imm(&mut self, dest: Reg, src1: Reg, src2: u64);
    fn emit_eor_imm(&mut self, dest: Reg, src1: Reg, src2: u64);
    fn emit_orr_imm(&mut self, dest: Reg, src1: Reg, src2: u64);

    fn emit_asr_imm(&mut self, dest: Reg, src1: Reg, src2: u8);
    fn emit_lsr_imm(&mut self, dest: Reg, src1: Reg, src2: u8);
    fn emit_lsl_imm(&mut self, dest: Reg, src1: Reg, src2: u8);
    fn emit_ror_imm(&mut self, dest: Reg, src1: Reg, src2: u8);

    // ternary ops

    fn emit_madd(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);
    fn emit_msub(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);
    fn emit_smaddl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/, src3: Reg/*64*/);
    fn emit_smsubl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/, src3: Reg/*64*/);
    fn emit_umaddl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/, src3: Reg/*64*/);
    fn emit_umsubl(&mut self, dest: Reg/*64*/, src1: Reg/*32*/, src2: Reg/*32*/, src3: Reg/*64*/);
    fn emit_fmadd(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);
    fn emit_fmsub(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);
    fn emit_fnmadd(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);
    fn emit_fnmsub(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: Reg);

    // Ternary ops with immediates
    fn emit_bfm(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_bfi(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_bfxil(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_ubfm(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_ubfx(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_ubfiz(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_sbfm(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_sbfx(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);
    fn emit_sbfiz(&mut self, dest: Reg, src1: Reg, src2: u8, src3: u8);

    // Comparison (dosn't store a result, only updates flags)
    fn emit_tst(&mut self, src1: Reg, src2: Reg);
    fn emit_cmn(&mut self, src1: Reg, src2: Reg);
    fn emit_cmp(&mut self, src1: Reg, src2: Reg);
    fn emit_fcmp(&mut self, src1: Reg, src2: Reg);
    fn emit_fcmpe(&mut self, src1: Reg, src2: Reg);

    // Comparisons with extension
    fn emit_cmn_ext(&mut self, src1: Reg, src2: Reg, signed: bool, shift: u8);
    fn emit_cmp_ext(&mut self, src1: Reg, src2: Reg, signed: bool, shift: u8);

    // Comparisons with shift
    fn emit_tst_shift(&mut self, src1: Reg, src2: Reg, shift: &str, ammount: u8);
    fn emit_cmn_shift(&mut self, src1: Reg, src2: Reg, shift: &str, ammount: u8);
    fn emit_cmp_shift(&mut self, src1: Reg, src2: Reg, shift: &str, ammount: u8);

    // Immediat Comparisons
    fn emit_tst_imm(&mut self, src1: Reg, src2: u64);
    fn emit_cmn_imm(&mut self, src1: Reg, src2: u16, shift : bool);
    fn emit_cmp_imm(&mut self, src1: Reg, src2: u16, shift : bool);
    
    // Comparison against 0
    fn emit_fcmp_0(&mut self, src: Reg);
    fn emit_fcmpe_0(&mut self, src: Reg);

    // Conditional ops
    fn emit_cset(&mut self, dest: Reg, cond: &str);
    fn emit_csetm(&mut self, dest: Reg, cond: &str);

    // Conditional unary ops
    fn emit_cinc(&mut self, dest: Reg, src: Reg, cond: &str);
    fn emit_cneg(&mut self, dest: Reg, src: Reg, cond: &str);
    fn emit_cinv(&mut self, dest: Reg, src: Reg, cond: &str);

    // Conditional binary ops
    fn emit_csel(&mut self, dest: Reg, src1: Reg, src2: Reg, cond: &str);
    fn emit_csinc(&mut self, dest: Reg, src1: Reg, src2: Reg, cond: &str);
    fn emit_csinv(&mut self, dest: Reg, src1: Reg, src2: Reg, cond: &str);
    fn emit_csneg(&mut self, dest: Reg, src1: Reg, src2: Reg, cond: &str);
    fn emit_fcsel(&mut self, dest: Reg, src1: Reg, src2: Reg, cond: &str);

    // Conditional comparisons
    fn emit_ccmn(&mut self, src1: Reg, src2: Reg, flags: u8, cond: &str);
    fn emit_ccmp(&mut self, src1: Reg, src2: Reg, flags: u8, cond: &str);
    fn emit_fccmp(&mut self, src1: Reg, src2: Reg, flags: u8, cond: &str);
    fn emit_fccmpe(&mut self, src1: Reg, src2: Reg, flags: u8, cond: &str);

    // Conditional comparisons (with immediate)
    fn emit_ccmn_imm(&mut self, src1: Reg, src2: u8, flags: u8, cond: &str);
    fn emit_ccmp_imm(&mut self, src1: Reg, src2: u8, flags: u8, cond: &str);

    fn emit_bfc(&mut self, dest: Reg, src1: u8, src2: u8);
    fn emit_extr(&mut self, dest: Reg, src1: Reg, src2: Reg, src3: u8);

    // Synchronisation
    fn emit_dsb(&mut self, option: &str);
    fn emit_dmb(&mut self, option: &str);
    fn emit_isb(&mut self, option: &str);
    fn emit_clrex(&mut self);

    // Hint instructions
    fn emit_sevl(&mut self);
    fn emit_sev(&mut self);
    fn emit_wfe(&mut self);
    fn emit_wfi(&mut self);
    fn emit_yield(&mut self);
    fn emit_nop(&mut self);
    fn emit_hint(&mut self, val: u8);

    // Debug instructions
    fn emit_drps(&mut self);
    fn emit_dcps1(&mut self, val: u16);
    fn emit_dcps2(&mut self, val: u16);
    fn emit_dcps3(&mut self, val: u16);

    // System instruction
    fn emit_dc(&mut self, option: &str, src: Reg);
    fn emit_at(&mut self, option: &str, src: Reg);
    fn emit_ic(&mut self, option: &str, src: Reg);
    fn emit_tlbi(&mut self, option: &str, src: Reg);

    fn emit_sys(&mut self, imm1: u8, cn: u8, cm: u8, imm2: u8, src: Reg);
    fn emit_sysl(&mut self, dest: Reg, imm1: u8, cn: u8, cm: u8, imm2: u8);

    // Exceptiuon instructions (NOTE: these will alter the PC)
    fn emit_brk(&mut self, val: u16);
    fn emit_hlt(&mut self, val: u16);
    fn emit_hvc(&mut self, val: u16);
    fn emit_smc(&mut self, val: u16);
    fn emit_svc(&mut self, val: u16);
    fn emit_eret(&mut self);

}