1. 24 Nov, 2016 2 commits
  2. 23 Nov, 2016 2 commits
    • qinsoon's avatar
      fp add with two constants · 443d866a
      qinsoon authored
      currently mov constant as imm to a GPR, then mov from GPR
      to xmm. A better approach should be put the immediate in memroy,
      and load it
      443d866a
    • qinsoon's avatar
      fix test_extern_func · 62870f1f
      qinsoon authored
      when we add interefence between %a and %edi, we also add %a with %rdi
      because we cannot assign rdi to a
      62870f1f
  3. 22 Nov, 2016 1 commit
  4. 18 Nov, 2016 1 commit
    • qinsoon's avatar
      add VMOptions · f79120b2
      qinsoon authored
      1. see vm/vm_options.rs for usage and default values
      2. added mu_fastimpl_new_with_opts under vm/api/api_impl/muvm.rs
      f79120b2
  5. 17 Nov, 2016 1 commit
  6. 16 Nov, 2016 2 commits
  7. 15 Nov, 2016 2 commits
    • qinsoon's avatar
      sext/zext from i1 to i8 is no op · 48f726b3
      qinsoon authored
      internally int1 is int8
      48f726b3
    • qinsoon's avatar
      start using 8/16/32 bits registers · 38d18dda
      qinsoon authored
      1. compiler knows all the registers
      2. but only 64bits register is a color (for reg alloc)
      3. backend records the length of GPR for each operand during instruction
      selection
      4. after reg alloc, when replacing temp with a color, find corresponding
      GPR for the length recorded before
      38d18dda
  8. 14 Nov, 2016 2 commits
  9. 11 Nov, 2016 1 commit
  10. 10 Nov, 2016 1 commit
  11. 08 Nov, 2016 1 commit
  12. 04 Nov, 2016 1 commit
    • qinsoon's avatar
      fib in test-jit runs · 5b723a45
      qinsoon authored
      1. grow/shrink frame size in the pro/epilogue. Note: though we removed
      push/pop for unused callee saved registers, we still reserve frame space
      for them. Because we generate spill on frame before we know exactly how
      large a space is. The solution is to make spill locations patchable.
      2. control flow will combine branches in switch instruction if they all
      target the same destination.
      5b723a45
  13. 03 Nov, 2016 3 commits
  14. 02 Nov, 2016 2 commits
  15. 01 Nov, 2016 2 commits
  16. 31 Oct, 2016 3 commits
  17. 28 Oct, 2016 2 commits
  18. 27 Oct, 2016 1 commit
  19. 26 Oct, 2016 1 commit
  20. 25 Oct, 2016 2 commits
  21. 19 Oct, 2016 2 commits
  22. 17 Oct, 2016 3 commits
  23. 14 Oct, 2016 2 commits