To protect your data, the CISO officer has suggested users to enable 2FA as soon as possible.
Currently 2.7% of users enabled 2FA.

  1. 05 Dec, 2016 1 commit
  2. 04 Dec, 2016 2 commits
  3. 30 Nov, 2016 1 commit
  4. 29 Nov, 2016 1 commit
  5. 25 Nov, 2016 1 commit
  6. 24 Nov, 2016 3 commits
    • qinsoon's avatar
      fixed a few problems · 751795b1
      qinsoon authored
      1. asm call do not use all argument registers (otherwise it will keep
      them alive)
      2. spilling a register that is used and defined in one instruction will
      result in creating one new temporary, instead of two
      3. spilling now deals with floating point
      4. SELECT with int8 is implemented using conditional jump (cmov cannot
      take reg8)
      5. postcall convention now deals correctly with fp return values
      6. reg alloc conservative() was wrong in a few commits ago, fixed it
      7. in liveness analysis, when finding a move between a temp and a
      register, find the color for the register (such as RAX for EAX)
      751795b1
    • qinsoon's avatar
      fmul, fadd, frem, sitofp, fptosi · 8aa0b809
      qinsoon authored
      8aa0b809
    • qinsoon's avatar
      floating point jit-test · 3cee78aa
      qinsoon authored
      3cee78aa
  7. 23 Nov, 2016 3 commits
  8. 22 Nov, 2016 3 commits
  9. 18 Nov, 2016 1 commit
    • qinsoon's avatar
      add VMOptions · f79120b2
      qinsoon authored
      1. see vm/vm_options.rs for usage and default values
      2. added mu_fastimpl_new_with_opts under vm/api/api_impl/muvm.rs
      f79120b2
  10. 17 Nov, 2016 2 commits
  11. 16 Nov, 2016 4 commits
  12. 15 Nov, 2016 3 commits
  13. 14 Nov, 2016 3 commits
  14. 11 Nov, 2016 4 commits
  15. 10 Nov, 2016 1 commit
  16. 09 Nov, 2016 1 commit
  17. 08 Nov, 2016 2 commits
  18. 07 Nov, 2016 2 commits
  19. 04 Nov, 2016 2 commits
    • qinsoon's avatar
      fib in test-jit runs · 5b723a45
      qinsoon authored
      1. grow/shrink frame size in the pro/epilogue. Note: though we removed
      push/pop for unused callee saved registers, we still reserve frame space
      for them. Because we generate spill on frame before we know exactly how
      large a space is. The solution is to make spill locations patchable.
      2. control flow will combine branches in switch instruction if they all
      target the same destination.
      5b723a45
    • qinsoon's avatar
      implement switch · a5af3d18
      qinsoon authored
      a5af3d18