1. 19 Aug, 2017 1 commit
  2. 17 Aug, 2017 1 commit
  3. 15 Aug, 2017 1 commit
  4. 09 Aug, 2017 1 commit
  5. 23 Jul, 2017 3 commits
  6. 20 Jul, 2017 1 commit
  7. 19 Jul, 2017 1 commit
  8. 12 Jul, 2017 2 commits
  9. 07 Jul, 2017 1 commit
  10. 30 Jun, 2017 1 commit
  11. 28 Jun, 2017 1 commit
  12. 26 Jun, 2017 1 commit
  13. 16 Jun, 2017 2 commits
  14. 15 Jun, 2017 1 commit
  15. 05 Jun, 2017 4 commits
  16. 02 Jun, 2017 1 commit
  17. 11 May, 2017 1 commit
  18. 03 May, 2017 1 commit
  19. 20 Mar, 2017 1 commit
  20. 08 Mar, 2017 1 commit
  21. 22 Feb, 2017 2 commits
  22. 16 Feb, 2017 1 commit
  23. 03 Feb, 2017 1 commit
  24. 18 Jan, 2017 1 commit
  25. 07 Jan, 2017 1 commit
  26. 05 Dec, 2016 1 commit
  27. 30 Nov, 2016 1 commit
  28. 23 Nov, 2016 2 commits
  29. 17 Nov, 2016 1 commit
  30. 15 Nov, 2016 2 commits
    • qinsoon's avatar
      sext/zext from i1 to i8 is no op · 48f726b3
      qinsoon authored
      internally int1 is int8
      48f726b3
    • qinsoon's avatar
      start using 8/16/32 bits registers · 38d18dda
      qinsoon authored
      1. compiler knows all the registers
      2. but only 64bits register is a color (for reg alloc)
      3. backend records the length of GPR for each operand during instruction
      selection
      4. after reg alloc, when replacing temp with a color, find corresponding
      GPR for the length recorded before
      38d18dda